


**DATA MULTIPLEX SYSTEM UTILIZING TIME DIVISION MULTIPLEX BUS****Publication number:** JP4196635**Publication date:** 1992-07-16**Inventor:** EGUCHI OSAHIDE**Applicant:** FUJITSU LTD**Classification:****- international:** H04J3/00; H04J3/04; H04J3/00; H04J3/04; (IPC1-7): H04J3/00; H04J3/04; H04L12/48**- european:****Application number:** JP19900321624 19901126**Priority number(s):** JP19900321624 19901126[Report a data error here](#)**Abstract of JP4196635**

**PURPOSE:**To reduce the scale of the hardware at an exchange section by using plural composition sections to apply time division multiplex to asynchronous data of plural channels and transferring the result to a data bus at a band assigned in advance to itself. **CONSTITUTION:**A composition section 11n uses composition circuits 15n1-15nk to compose k-channels of data as prescribed asynchronous data separately and applies time division multiplex to them at a multiplex section 14n. Then composition sections 111-11n transfer data subject to time division multiplex to a data bus 13 at a band assigned to the data bus 13 itself. Thus, number of synchronizing circuits and memories by accommodated channels are not required for an exchange section 12 and number of the buffer memories and the synchronizing circuits the same as the number (n) of the composition sections 111-11n is provided and data are extracted and stored for each allocated band and when one data is stored in each buffer memory, exchange is attained. Thus, the hardware scale of the exchange section is reduced.

Data supplied from the *esp@cenet* database - Worldwide**BEST AVAILABLE COPY**